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The design and implementation of the Virginia Tech Space-Time Advanced Radio (VT-STAR), a multiple antenna element space-
time (ST) processing prototype testbed, is presented. The testbed is a research tool for comparing practical and theoretical perfor-
mance metrics (e.g., throughput, link reliability) in diﬀerent wireless channel conditions. The prototype builds around software-
defined radio (SDR) concepts on a DSP platform and provides the flexibility to implement various forms of ST techniques. Diﬀer-
ent components of the system are described in detail, including the software implementation, I/O schemes with custom hardware,
and data transfer mechanisms between the DSP and the host PC. Two diﬀerent example realizations are presented, a real-time
demonstration and an oﬄine measurement tool. Finally, some representative measurement results obtained in indoor environ-
ments are presented. These results show VT-STAR to be a promising tool for performing MIMO experiments and generating
channel measurements that can complement simulation studies in this area.
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1. INTRODUCTION
With the integration of Internet and multimedia applica-
tions in next-generation wireless communications, the de-
mand for reliable high-data-rate services is rapidly growing.
The wireless channel introduces a variety of impairments
to the transmitted signal, including large-scale and small-
scale fading, channel-induced intersymbol interference (ISI),
noise and multiuser interference. To mitigate these phenom-
ena, diversity can be exploited to enhance performance over
a broad range of channel realizations. Space-time coding
(STC) schemes implement multiple forms of diversity by
combining the channel code design and the use of multiple
transmit and receive antennas, thereby creating a multiple-
input multiple-output (MIMO) channel. The encoded data
is split into nT streams that are simultaneously transmit-
ted using nT transmit antennas. The received signal is a lin-
ear superposition of these simultaneous transmitted sym-
bols corrupted by noise, interference, and channel-induced
ISI. Space-time decoding algorithms using channel estima-
tion techniques are incorporated at the receiver to achieve
diversity and coding gains. Various techniques that exploit
the capabilities of MIMO channels have been proposed in
the literature. Among them, the main classes are
(i) BLAST—Bell Labs layered space-time architecture,
proposed by Foschini et al. [1];
(ii) space-time trellis codes (STTC), proposed originally
by Tarokh et al. [2];
(iii) space-time block codes (STBC), proposed originally
by Alamouti [3].
While BLAST technology strives towards increasing the
throughput of wireless systems by an order of magnitude,
space-time codes allow for improved link reliability by ex-
ploiting the spatial and temporal diversity of the MIMO
channel. Space-time codes have been adopted recently by the
3G standardization committee for implementation as one of
the transmit diversity modes in 3G wireless networks [4].
A hardware platform is desired to fully explore some of
the details of the implementation of STTC, STBC, or BLAST.
While it is possible to study the performance of these algo-
rithms in simulation, the assumptions inherent to simula-
tion mean that the algorithm’s performance when applied to
a real system may not match those of a practical real-world
system. In most of the work in this area, researchers have
assumed ideal timing and phase tracking at the receiver as
well as a perfect channel estimation process for their simu-
lations. In practical systems, however, these assumptions are
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not realistic. In fact, the performance of the space-time ar-
chitecture relies heavily on accurate channel tracking process
[5]. In order to explore the multiple aspects of MIMO sys-
tems described above, the goal of the Virginia Tech Space-
Time Advanced Radio (VT-STAR) [6] is to create a platform
that allows the evaluation of the channel and the implemen-
tation of various space-time algorithms. Employing software
defined radio (SDR) concepts, a variety of baseband con-
figurations can be implemented in software only with min-
imal nonprogrammable hardware; furthermore, these soft-
ware modules may be leveraged by future research activities.
There are several MIMO testbed systems that have been
reported in the recent literature and we briefly summarize
some of these. It is possible to measure some of the charac-
teristics of the channel using multiple elements only at the
receiver. To this end, a system with 1 antenna element at the
transmitter and 8 antenna elements at the receiver, denoted
1 × 8 system, operating at 2.4GHz was developed at Ohio
State University to measure the wireless channel in receive
diversity settings [7]. Another approach to measure the char-
acteristics of the MIMO channel is to use a wide variety of
single-input single-output (SISO) measurements with static
channel conditions [8]. By performing this series of measure-
ments, the authors claim tomeasure the behavior of aMIMO
channel. In [9], a 4 × 4 MIMO system was created that per-
forms pseudo-parallel transmissions, a switch cycles through
antennas every 200 microseconds, and performs parallel re-
ceptions of the signals, estimating the MIMO channel. Wal-
lace and Jensen [10] implemented a 4×4MIMO system with
a wide variety of antenna geometries that was limited to data
collection capability only. Yu et al. [11] reported the use of an
8× 8 system for characterizing narrowband indoor propaga-
tion channels at 5.2GHz. The authors in [12] report the field
test of a 4×4 system with 30 kHz bandwidth in outdoor mo-
bile environments and the MIMOmeasurements were based
on transmitting separate orthogonal Walsh sequences from
each transmit antenna. In [13], the spectral eﬃciencies for
a BLAST-based communication system were verified by out-
door channel measurements using a 5 × 7 system developed
at Bell Labs. The testbed used a 2.44GHz narrowband system
where five narrowband frequencies were transmitted simul-
taneously from the five transmitting antennas. In [14], the
authors reported a rapid prototyping system using FPGA for
implementing a 4 × 4 BLAST system over the UMTS stan-
dard with 5MHz bandwidth. The authors in [15] report a
1 × 8 MIMO channel measurement system that was used to
emulate multiple virtual-antenna operation and to study the
capacity of both frequency-flat and frequency-selective chan-
nels at 5.2GHz. A 3× 3 broadband 20MHz V-BLAST-based
MIMO-OFDM prototype was developed for 802.11a stan-
dard in [16], where digital downconversion and signal con-
ditioning were implemented on FPGA boards and the sig-
nal processing was done oﬄine on collected data. A simple
Alamouti scheme using with QPSK modulation for 2 × 2
STBC transmission was prototyped on FPGA boards [17]
and verified on a wireless channel emulator (rather thana
real-time over-the-air experimentation). The authors in [18]
presented three types of MIMO testbeds developed at UCLA,
the first two of which were based on oﬄine processing while
the remaining one was implemented on ASIC chips to pro-
vide real-time operation.
Two common characteristics emerge from the review of
the aforementioned testbeds. First, majority of the proto-
types reported were specifically designed for channel mea-
surements [7, 8, 9, 10, 11, 12, 13, 14, 15, 16] to study the
improvement in MIMO channel capacities and eﬀect of cor-
relation between the antennas to verify simulation and an-
alytical results. The second type of prototypes developed
and showcased the requirements for implementing diﬀerent
MIMO algorithms in real time [17, 18]. The VT-STAR sys-
tem was built to allow both channel measurements as well
as to demonstrate real-time and reconfigurable implemen-
tation aspects on the same DSP platform through software
radio concepts. A DSP-based system provides reconfigura-
bility, rapid prototyping, and low-cost implementation, al-
beit the supported data rate may not reach that from ASIC
implementation. The low-cost implementation of the VT-
STAR system has proven to be a small budget educational
tool to enable students to understand practical implemen-
tation issues regarding MIMO systems and to enhance their
knowledge on capacity improvement in a real channel envi-
ronment.
The remainder of the paper is organized as follows.
Section 2 provides an overview of the system architecture.
Sections 3 and 4 describe the transmitter and receiver ar-
chitectures, respectively, addressing system operating modes,
RF front ends, multichannel data conversion, and space-
time coding algorithms implemented in baseband. Section 5
presents representative capacity results measured using VT-
STAR. Finally, Section 6 concludes the paper.
2. SYSTEMARCHITECTURE
Some form of programmable processing is necessary to im-
plement a variety of space-time algorithms. Two primary op-
tions are available that allow both programmability and high
performance: field-programmable gate array (FPGA) and
digital signal processor (DSP). While FPGA oﬀers a power-
ful platform that can provide higher performance than DSP,
it suﬀers from one major drawback: diﬃcult programming
interface. The goal of VT-STAR is to support the research of
a variety of wireless engineering researchers, and it is not rea-
sonable to expect every user of this system to display the pro-
ficiency necessary in very high-speed integrated circuit hard-
ware description language (VHDL) to implement their al-
gorithms on an FPGA. DSP, on the other hand, can be pro-
grammed in a high-level language such as C, which is well
understood by the vast majority of wireless engineers, and
can be programmed using floating-point arithmetic, signif-
icantly reducing the complexity of the software. The draw-
back in DSP is that it is not as fast or computationally eﬃ-
cient as an FPGA, limiting the complexity of the real-time
algorithms that can be tested on the system. While an ef-
ficient design would include both FPGA and DSP with the
functions partitioned appropriately, however, the main focus
in this work was on a short development cycle for the first
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Figure 1: System architecture overview.
prototype. One of the fastest floating-point platforms avail-
able, the Texas Instruments TMS320C67 DSP [19], was se-
lected as the computational platform, which is usually capa-
ble of 1 GFLOPS. While a powerful processor was selected as
the core of the VT-STAR, its real-time data exchange (RTDX)
feature allows it to operate as an acquisition unit that stores
the raw received data vectors. Algorithms that are beyond the
capabilities of the real-time processor or research that does
not have real-time demandsmay be implemented using post-
processing.
VT-STAR architecture, described in Figure 1, is based on
a 2× 2 antenna element array, which allows the exploitation
of transmit and receive diversity mechanisms at the signal
processing level.
The processing on the transmitter side is carried out
with a TI TMS320C67 (50MHz, 900 MFLOPS max) DSP
starter kit (DSK) while that on the receiver side with a TI
TMS320C670 (33MHZ, about 1 GFLOP) EVM. The radio
frequency (RF) transmit and receive front ends accommo-
date a multichannel two-stage up- (and down-) conversion
between the RF section, which is centered at 2050MHz, and
the baseband section. The VT-STAR operating frequency
of 2050MHz was chosen because of propagation similar-
ities compared to the US PCS band, worldwide 3G radio
bands, and the US 2.4GHz unlicensed band. Performance
improvements demonstrated in the 2050MHz band by VT-
STAR would be realizable by worldwide wireless communi-
cation systems operating in nearby bands. The system band-
width at the baseband level spans up to 750 kHz. This band-
width constraint stems from the design choice of the mul-
tichannel ADC, which has a maximum sampling rate of
1.5MSPS per channel. Four identical and time-synchronized
TI THS5661 EVMs, connected to the C67 DSK through cus-
tom interface boards, performed the digital-to-analog con-
version (DAC). A multichannel TI THS 1206 EVM, mated to
the TMS320C67 EVM without an external interface board,
performed the analog-to-digital conversion (ADC) on the re-
ceiver side.
The core algorithms, implemented on TMS320C67
floating-point DSP processors, include space-time encoding
along with modulation and pulse shaping at the transmit-
ter side and matched filtering, space-time processing, auto-
matic gain control (AGC), channel estimation, timing recov-
ery, and maximum likelihood decoding at the receiver side.
Table 1: Key parameters of the VT-STAR.
RF parameter Value
Center frequency 2050MHz
Maximum signal bandwidth 750 kHz
Receiver noise floor −110 dBm
Maximum receiver input power −50 dBm
Spurious-free dynamic range (SFDR) 60 dB
Transmitter input Baseband I/Q,
35mV RMS
Receiver output Baseband I/Q,
140mV RMS
Transmit power (maximum/nominal) 28 dBm/0 dBm
Transmitter/receiver
input/output impedance 50Ω
D-STBC data rate 4.6 kbps
Modulation QPSK
Number of transmit elements 2
Number of receive elements 2
The RTDX feature of the C67 supports host target commu-
nications at the receiver side, and oﬀers both real-timemoni-
toring of physical layer parameters (e.g., bit error rate, diver-
sity gain, constellation diagrams) and data acquisition op-
eration. A host PC, which runs a multithreaded application
to manage a Matlab session, is used to display the physical
layer parameters, or perform postprocessing of stored data.
Table 1 summarizes key parameters used in the design of the
VT-STAR.
3. TRANSMITTER
The component layout of the VT-STAR transmitter is shown
in Figure 2. The transmitter is composed of three separate
sections, the processing core, the data interface, and the radio
hardware. The processing core is a C67-based DSK, provid-
ing the processing backbone to generate baseband D-STBC-
encoded symbols that are synchronously transmitted to the
dual RF chains. The data interface is composed of multiple
DACs, since a single multichannel commercial DAC board or
EVM was not available. Four single-channel THS5661 DAC













































Figure 2: Transmitter architecture.
boards were operated in parallel to emulate a 4-channel DAC.
The THS5661 DAC board is a relatively simple EVM run-
ning at a sampling rate of up to 100MSPS with 12-bit input
data resolution. The time synchronization between the DACs
was maintained by driving them from a single clock from the
DSK. Finally, the analog output signals were fed to the RF
chains where the signals get upconverted to the RF carrier
frequency of 2.05GHz. The phase synchronization between
the RF chains was maintained by driving them with the same
local oscillator (LO).
3.1. D-STBC algorithm on the transmitter
The STBC algorithm implemented on VT-STAR is the
diﬀerential-STBC (D-STBC) with simple maximum likeli-
hood (ML) detection [20]. D-STBC has the main advantage
of rendering carrier phase recovery and channel estimation
unnecessary. This feature allows for a far simpler implemen-
tation of STBC as the first prototype. The functional blocks
that were implemented include QPSK and M mappings, dif-
ferential encoding, and STBC.
3.2. Software implementation of D-STBC on the C67
Prior to implementing the algorithms on the DSP, a com-
plete link level simulation was developed inMatlab. The sim-
ulation tools played an important role in the design process
of the radio, providing a verification of system-level issues
such as performance versus complexity tradeoﬀs. These tools
also act as a source for generating test vectors for validat-
ing the diﬀerent DSP functional blocks, simplifying the de-
bugging process of the DSP code. The flow diagram of the
software implementation on the C67 is shown in Figure 3. A
pseudonoise (PN) generator was used to generate m-length
PN sequence that acted as the input information stream.
The information bits are modulated by QPSK mapping and
encoded by core D-STBC processing. The resulting base-
band complex symbols, I1, Q1 for antenna 1 and I2, Q2 for
antenna 2, were individually pulse shaped by square-root-
raised-cosine (SRRC) filters with rolloﬀ factor of 0.35. The
pulse-shaping filters are of finite impulse response (FIR) fil-
ters with 19 taps. Four filters (I and Q each for two antennas)
with oversampling factor of 3 were implemented. Simula-
tion results indicated that oversampling of 3 samples/symbol
would suﬃce and result in less than 0.5 dB degradation as





















Figure 3: Transmitter software flowchart.
compared to the performance of the system with 4 sam-
ples/symbol. The design choice of 3 samples/symbol allowed
us to reduce processing load and increase throughput with
minimum penalty in performance. Finally, the filter out-
puts were properly formatted in the data-packing segment
to match the output interface requirements. This segment is
described in details as follows.
A parallel output scheme is necessary to maintain time
synchronization across the antenna elements while transmit-
ting I1, Q1 and I2, Q2. The C67 DSK has an external mem-
ory interface (EMIF) bus J that supports parallel I/O of a
32-bit word. Since four independent DACs have to be ad-
dressed with the single 32-bit word, 32-bit wide I1, Q1, I2,
and Q2 words were truncated to 8-bit words, and then con-
catenated to form a single 32-bit wide transmitter (TX) word.
Changing from 32-bit floating-point format to 8-bit fixed-
point format for the output symbols resulted in negligible
loss in resolution for all practical purposes. The transmit-
ted word (TX) containing 8-bit I1, Q1, I2, and Q2 symbols
was channelized to the external DACs with the proper I/O































Figure 4: Profiling results of the transmitter code structure (number of DSP clock cycles).
interface design. The DACs were addressed through mem-
ory mapped addressing in the CE1 space of the DSP. The
related timing parameters, for example, hold time and rise
time, were checked to ensure that they matched the timing
specifications of the data converters. The write operations
generate a periodic control signal that is used as an external
clock to the DACs.
Certain level of code optimization was performed by
writing the computationally dominant pulse-shaping filter-
ing in assembly language. Profiling was performed on the
overall code for an instruction cycle of 6.7 nanoseconds, and
the resulting number of clock cycles required for each func-
tional block is shown in Figure 4. The cycle counts in Figure 4
represent time required for 4 information bits. Pulse-shaping
block represents SRRC filtering in assembly on 24 samples
and presents itself as themost computationally intensive pro-
cess. PN generator and data packing dominate the remaining
processes.
3.3. Transmitter I/Omechanisms
Real-time generation and transmission of data at a constant
rate was maintained through the use of both the software-
and hardware-driven interrupt capabilities of the DSP BIOS
configuration section of the DSK. The output scheme was
based on a double output buﬀer concept. When one buﬀer
was used for storing STBC encoded symbols, the other buﬀer
was used for transmitting previously stored symbols to the
output port, and vice versa. A high-priority hardware in-
terrupt (HWI), driven by timer 0 (T0) with time period
T = 144 milliseconds, services an interrupt service routine
(ISR) that accesses one buﬀer and transmits a 32-bit TXword
to the interface board. During HWI intervals, a low-priority
software interrupt (SWI) performs D-STBC encoding pro-
cess and stores a 32-bit TX word to the other buﬀer. The
timer period T is chosen such that the SWI rate is slightly
faster than the HWI rate, and the SWI process waits after fill-
ing up its designated buﬀer until the HWI process is done
transmitting all the contents of its buﬀer. The DSP BIOS ca-
pabilities have been used to monitor and maintain all the
process control works so as to achieve a real-time implemen-
tation and transmission at a certain constant rate.
Routing of digital data from the DSP to the four DACs
(one for I and Q for each antenna element) required spe-
cial data distribution and custom hardware to support the
distribution mechanism. Two boards were designed and fab-
ricated to interface the nonstandard 50-mil 80-pin connec-
tor J1 on the DSK to the standard 100-mil connector on the
DACs. Data routing or signal distribution included splitting
the clock signal via a clock distribution chip (CDC) and split-
ting the 32-bit TX word into four 8-bit words and connecting
them to the 8MSB (each DAC is 12-bit) [21]. The write en-
able (XWE) signal, acting as themaster clock, was distributed
by the CDC and the outputs were synchronized within 50
nanoseconds. This is considered to be a satisfactory keeping
in mind the long sampling interval of 144 milliseconds. An
additional RC network was introduced to each DAC to re-
move the DC bias from its single-ended outputs, to avoid
transmission of the carrier signal.
3.4. Transmitter RF front end
The RF section is based on two-stage upconversion with
a 68MHz IF for each antenna element and the two RF
chains were phase-synchronized with common local oscil-
lators (LO). The upconverted signal centered on 2050MHz
RF carrier was transmitted by two vertically polarized, copla-
nar, quarter-wavelength monopole antennas. Monopole an-
tennas were selected because of their simple design, demon-
strating that performance gains can be realized using anten-
nas that are practical for handheld wireless devices. Antenna
spacing can be varied on the VT-STAR to test the perfor-
mance of the system versus antenna spacing for diﬀerent ra-
dio environments.
4. RECEIVER
The receiver architecture, presented in Figure 5, is composed
of two RF branches, multichannel ADC, TMS320C67 DSP
EVM, and a host PC.





































































Figure 5: Receiver architecture.
The receiver front end uses two vertically polarized,
coplanar, quarter-wavelength monopole antennas to receive
the signals, centered at 2050MHz. The signals are amplified,
downconverted to baseband via IF and sampled by the mul-
tichannel THS1206 ADC EVM. The C67 DSP software per-
forms space-time decoding in real-time mode or collects raw
data as a data acquisition unit in snapshot mode. The host
PC is used for control of the DSP via TI’s code composer,
for display and storage of relevant physical layer parameters,
and, when applicable, for the postprocessing of raw data in
Matlab.
4.1. Receiver RF front end
The receiver RF front end is based on two-stage downconver-
sion with an IF of 68MHz. The receiver RF chains were de-
signed to accept automatic gain control (AGC) signals so that
the DSP can control the gain of the RF front end. Imbalances
between the I and Q channels of the chains are characterized
and compensated with scaling factors at the DSP.
4.2. Receiver I/O
The multichannel THS 206 ADC EVM selected for the in-
terface between the RF front end and the DSP has a maxi-
mum sampling rate of 1.5MSPS/channel with a resolution
of 12 bits [22, 23]. This maximum sampling rate was not uti-
lized, since the computational complexity of the decoding al-
gorithms at the receiver DSP on the receiver side would over-
whelm the processor. The ADC uses an internal FIFO of vari-
able length (up to 16 words) to store digitized received sam-
ples and generates a hardware interrupt when the FIFO gets
filled to a preset depth. The DSP executes an ISR to retrieve
the samples from the FIFO. The real-time sample retrieval re-
lies on alternating double-buﬀer concept with an appropriate
sampling rate similar to the one used on the transmitter side.
4.3. Receiver operatingmodes
The VT-STAR receiver has two modes of operation: contin-
uous mode and data acquisition mode. In the continuous
mode, the receiver DSP operates in real-time, performing
full space-time demodulation and decoding and sending rel-
evant physical layer parameters to the host PC via the RTDX.
This mode is used to demonstrate the capabilities of space-
time coding and to study the interactions between space-
time decoding, timing and phase recovery, and channel es-
timation. In the data acquisition mode, it collects raw data
into buﬀers and dumps the buﬀer contents into the host PC
hard drive for postprocessing in Matlab. This mode is used
to characterize indoorMIMO channel in terms of spatial and
temporal characteristics, achievable throughput and link re-
liability. These two modes are discussed in the following sub-
sections.
4.3.1. Real-timemode
This mode of operation is supported by several functional
blocks: matched filtering, diﬀerential decoding, bit and block
synchronization, RX combining, channel estimation, and
RTDX. The raw in-phase and quadrature samples, collected
from the ADC FIFO, are first processed by a squared-root-
raised-cosine (SRRC) matched filter with rolloﬀ factor 0.35
(the same filter specs at the transmitter side). These filters
were implemented in hand-coded assembly for speed opti-
mization. These filtered samples are then diﬀerentially de-
modulated which undergo bit and block synchronization.
AGC is performed with a first-order IIR filter on the diﬀeren-
tially demodulated symbols to estimate average gain on each
channel (antenna element). Note that the AGC is performed
per channel in order to compensate for chain mismatch and
obtain a nominal signal level at the ADC output. Since the
AGC amplifies (or attenuates) the sum of signal and noise, it
does not change the SNR and thus the combining procedure
is not aﬀected by the mechanism.
Block synchronization module finds the “borders” of
the ST block such that the diﬀerential demodulation pro-
cess can be performed correctly. The bit synchronizer de-
termines which sample (out of 3 samples per symbol) is the
best instant and decimates the signal accordingly. Both syn-
chronization modules are based on correlation processing
of known (training) sequences that are transmitted periodi-
cally. ML detection is performed by finding the constellation
point that is the closest (in terms of Euclidean distance) to
the decision statistics after decoding and combining.
Channel estimation is based on generating an estimate of
the transmitted symbols (sˆ1, sˆ2) by performing M mapping,
































Figure 6: Receiver software flowchart.
diﬀerential reencoding over the decoded bits. Let us denote









































for j=1,2 denotes the 4 consecutive samples
at the matched filter output.
It is important to note that the channel estimation pro-
cess takes place in order to allow for monitoring of the
MIMO channel. The channel estimation algorithm is based
on a “decision-directed” mode, and is operated only when
the error rate is below an acceptable level to avoid the error
propagation problem.
Figure 6 shows a flow diagram of the receiver software
implemented on the C67 DSP, where the diﬀerent opera-
tions described above are mapped into software. The soft-
ware shown in Figure 5 was profiled, yielding the cycle counts
shown in Figure 7. Profiling on the receiver DSP operated on
instruction cycles with duration of 7.5 nanoseconds. The cy-
cle count for matched filtering operation is diﬀerent from the
pulse-shaping operations in Figure 4 because the matched
filtering at the receiver includes additional tasks such as re-
arranging the filter output and decimation. Following the
























Figure 7: VT-STAR receiver DSP profiling results.
operation is the maximum likelihood (ML) detection, while
the remaining STBC operations consume a small number of
clock cycles.
4.3.2. Communications between
DSP receiver and host PC
Communications between the host computer and the TI C67
EVM are performed through the EVM’s real-time data ex-
change (RTDX) capabilities. RTDX facilitates bidirectional
real-time transfer of data between the host PC and the target
TI C67 EVM through the JTAG interface such that the target
application is almost not aﬀected [24]. A communications
protocol over the RTDX link was implemented to guarantee
that no buﬀer overflows occurred in the data transfer. Ac-
knowledgement from the host PC to the C67 DSP is received
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Figure 8: Host computer display. ((a) MF output, (b) STP output, (c) automatic gain control, (d) MIMO channel estimation, (e) diversity
advantage, and (f) bit error rate.)
asynchronously since the host may require a lengthy amount
of time to display the received information and process the
reply.
4.3.3. Matlab display
The data collected by the host PC is passed to the Matlab en-
vironment for postprocessing and display. A sample of the
telemetry data sent from the receiver processor is shown in
Figure 8, including constellation diagrams at the matched fil-
ter output before and after the decimation process (oversam-
pling factor = 3), AGC curves for estimated received signal
power in dBm, fading profiles of the MIMO channel, diver-
sity gain curves, and bit error rate (BER)measurements. This
sample was collected from the target DSP by using synthetic
data at the input to the DSP. It validates the real-time pro-
cessing at the DSP and the communication protocol with the
host PC via RTDX.
4.3.4. Data acquisitionmode
In order to collect and store snapshots of data, the C67 uses
its RTDX utility to perform transfer of data from the target
(DSP) to the host (PC) without aﬀecting other real-time op-
erations on the DSP as shown in Figure 9.
The RTDX utility provides application protocol interface
(API) commands to set up an RTDX channel between the
DSP and the PC. Data collected in a buﬀer in the DSP is
first passed to the target RTDX library in the form of mes-
sages consisting of a group of words. The target library then
sends one message at a time to the host RTDX library by is-
suing low-priority message interrupt (MSGINT) during the
idle cycles of the DSP. This ensures that no data is lost or
overwritten during the transfer process. This transfer takes
place over the JTAG interface. The debugger controls the host
RTDX library such that the received messages at the host are
stored in a log file.
The data acquisition buﬀer depth is set to collect snap-
shots of 1200 samples. Four words corresponding to in-phase
and quadrature samples for antennas 1 and 2 are stored in the
buﬀer at each hardware interrupt from the ADC. After filling
up this buﬀer, this data is transferred to the RTDX target li-
brary in the form of messages consisting of 10 words. Before
initiating this RTDX transfer, the ADC interrupt is disabled
hence making the DSP idle for the transfer to take place. The
transfer is initiated by a software interrupt, generated every 1
millisecond period, which sets up the RTDX channel trans-
fer. This period is suﬃcient to ensure complete transfer of
10 data samples or one message from the target to the host
library using RTDX. The ADC hardware interrupt is reen-
abled after completion of data transfer of all the 1200 data
samples in the buﬀer.
At the host, the received data is stored in a file of .rtd
format. After collection of the specified amount of data, the
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Figure 9: RTDX in snapshot mode.
debugger is used to halt the DSP. The .rtd log file is played
back by the code composer utility and a C++ program, which
uses the component object model (COM) interface provided
by the code composer to convert this file into a binary format.
This binary file contains all sample values received from the
ADC, and is used for postprocessing by the Matlab software.
4.3.5. Postprocessing
The postprocessor operates on the raw samples by passing
them via matched filter, removing residual frequency oﬀsets
and performing correlation processing to extract the chan-
nel fade coeﬃcients. Once the channel matrix is obtained, it
is embedded into the calculation of the channel capacity for
various antenna configurations (i.e., single antenna system,
transmit diversity, receive diversity, and MIMO channel).
5. MIMO CAPACITYMEASUREMENTS RESULTS
Some representative measurements for MIMO channel char-
acterization performed in various indoor locations and the
resulting capacity are presented in this section. Capacity in
this case refers to throughput, normalized with respect to the
bandwidth and is measured as bps/Hz. The measurements
were carried out in three locations: 478 MPRG DSP Lab, 476
MPRG student cubicle area, and the Durham Hall 4th floor
corridor as shown in floor plan in Figure 10. The receiver
was stationary while the transmitter was placed in diﬀerent
locations. The total numbers of measurements were twenty,
eleven, and eight for the DSP Lab, cubicle area, and the corri-
dor, respectively, where each measurement provided twenty
MIMO channel estimates. DSP Lab and the student cubicle
area provided non-line-of-sight (NLOS) propagation chan-
nel while the corridor measurements included both line-
of-sight (LOS) and NLOS channels. For each measurement
campaign, movement was minimized to ensure a quasistatic
channel. Throughout the measurement campaign, calibra-
tion process took place to guarantee small frequency oﬀset
(at the order of 20Hz). This residual frequency error was
calculated and compensated in the postprocessing module
prior to the channel estimation process, by phase adjustment
of the symbols according to their position in the buﬀer.
To calculate the capacity of the MIMO channel, we use
the key result of Foschini and Gans in [1]:










where H = {hi j} and H† is the transpose conjugate of H .
Each element hi j refers to the channel gain from ith transmit
antenna to the jth receive antenna. SNR is the signal-to-noise
ratio at the jth receive branch and InR is an nR × nR identity
matrix. Figure 11a presents measured capacity at a particular
location in NLOS environment (DSP Lab) for a fixed 20 dB
SNR for MIMO system as well as each one of the SISO links
(Ch11, Ch12, Ch21, and Ch22). With the use of 2 × 2 antenna
array configuration, twofold capacity increase is observed as
compared to any one of the SISO channels. Such a twofold
increase in normalized throughput will result in significant
increase in data rate for a wideband system.
Next, we compare the capacity of the MIMO chan-
nel with the capacity achieved by a single-input multiple-
output (SIMO) channel with either optimal combining (OC)
or diversity selection (DS) criteria, multiple-input single-
output (MISO) channel employing transmit diversity only
and single-input single-output (SISO) channel. Figure 11b
illustrates the measured complementary cumulative distri-
bution functions (CCDFs) for these cases. Similar to the the-
oretical results of [1], MIMO channel capacity outperforms
receive (SIMO) or transmit diversity (MISO). The measured
CCDF plot for MIMO has generally the same trend as shown
in [11]. Note that, receive diversity outperforms transmit di-
versity due to the power splitting in MISO, and, within re-
ceive diversity schemes, optimal combining outperforms se-
lection diversity.
To compare the empirical findings with theoretical ones,
theoretical capacity results in the form of complementary
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Figure 11: (a) Channel capacity; SISO versus MIMO channel. (b) CCDF plots of capacity for SISO, SIMO, MISO, and MIMO for 20 dB
SNR.
cumulative distribution functions (CCDFs) are presented in
Figure 12. We observe that only 30% of channel realizations
will achieve capacities comparable to those measured in our
lab. The diﬀerence between the measured range of capaci-
ties in indoor environments and the theoretical performance
in an ideal Rayleigh channel can be attributed to practical
implementation issues such as imperfect channel estimation,
frequency downconversion errors, A/D quantization noise,
existence of finite correlation between the antenna elements
among others. Thus, it is imperative to build hardware to
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Figure 12: Theoretical capacity; SNR = 20 dB.
perform measurements to assess the achievable capacity im-
provements in real-life propagation channels.
The MIMO capacity evaluations from channel measure-
ments for the three diﬀerent indoor environments are sum-
marized in Table 2. Table 2 presents estimated average ca-
pacity for the single channel, optimum combining (the best
among the transmit/receive diversity schemes), and MIMO.
The values indicate the superior performance from MIMO
systems in all environments even in LOS case. Note that al-
though the LOS propagation causes the individual antenna
elements to be more correlated than NLOS case, however, the
presence of indoor scattering environment can provide suf-
ficient decorrelation that enables MIMO system to perform
better than SISO or SIMO in an NLOS scenario.
6. CONCLUSION
This paper presented the design and development of a
MIMO system prototype capable of performing multiple
tasks through the modification of software. We presented an
overview of the VT-STAR platform which implements both
D-STBC and MIMO channel measurements. The transmit-
ter and receiver sections of VT-STAR were examined in de-
tail, outlining some of the challenges and design issues that
needed to be resolved in the development of this prototype.
The implementation of the D-STBC algorithm has verified
that the algorithm is robust to arbitrary phase errors and
to frequency mismatch of 1 KHz of the local oscillators at
the receiver. The D-STBC algorithm, which was designed
originally for quasistatic environments, works well in slow
time-varying environments (e.g., indoor wireless commu-
nications). Capacity improvements were observed through
the use of MIMO technology. VT-STAR has an open SDR




SISO SIMO (opt. comb.) MIMO
DSP Lab 6.2 7.8 9
Cubicle area 7 7.5 10.2
Corridor (LOS) 6.7 7.9 9.2
Corridor (NLOS) 6.8 8.4 10.2
architecture, allowing the expansion of its capabilities as the
needs arise, showing the flexibility of the design and the ef-
ficacy of system implementation of systems on DSP. Fur-
thermore, this design has indicated that MIMO technology
is viable for rapid prototyping and implementation with
COTS components in the future. Future studies with revised
hardware versions will include increased bandwidth system,
channel characterization with variable antenna spacing and
diﬀerent antenna geometry, and a comparison of measured
and theoretical BER versus SNR curves for the D-STBC algo-
rithm.
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